Abstract-High output power multiplier is necessary for local oscillator source of terahertz communication. However, single multiplier chip power-handling capability is limited by understandably low efficiency level and other technical constraints. To enhance the power-handling capabilities, we propose a power-combined multiplier architecture based on fundamental frequency vector modulation utilizing double chips. By tuning input fundamental frequency phase to compensate the fabrication and assembly error, we can increase the output power by 3 dB compared with single multiplier at 60 GHz.
I. INTRODUCTION
The recent advance in power-combined MMIC amplifiers base on GaN transistors can provide several watts at W-band, one order of magnitude higher than the previous GaAs [1] . In order to handle the higher input power, increasing the transistor areas, employing high thermal conductivity substrates like diamond, and moving to GaN are adapted [2] . Moreover, the use of power-combined technology will be essential for further improve the powerhandling capabilities by combining multiple MMIC multiplier. In-phase power-combined frequency triplers can produce approximately twice as much power without sacrificing efficiency or bandwidth compared with a single chip implementation, which consist of two mirror-image circuits in a single waveguide block using compact Yjunctions at the input and output waveguides [3] . A singlewaveguide in-phase power-combined biasless frequency multiplier featuring two identical MMIC multiplier within the same waveguide transmission line can achieve the power-handling by a factor of two compared to single MMIC multiplier [4] . On-chip power-combined produces approximately twice as much power as traditional designs without losing efficiency or bandwidth [5] . However, the above power-combined topologies which are designed symmetrically are sensitive to the fabrication and assembly errors which are almost unavoidable. Once the fabrication and assembly errors occur, the power-combined efficiency will decrease and be impossible to repair for improving. Here we present a power-combined multiplier architecture based on input fundamental frequency vector modulation which is more flexible and easy to implement. The adopted vector modulator can achieve a low-loss typical 12 dB and 360 0 phase shift at Ka-band [6, 7] . The out-phase of the output ports can be compensated by the input vector modulation phase shift adjustment. To verify our scheme, we design, fabricate, measure a power-combined multiplier at 60 GHz based on fundamental frequency vector modulation. Results show proposed scheme can enhance the power-handling capabilities by approximately two compared with single multiplier. 
II. POWER-COMBINED DOUBLER BASED ON FUNDAMENTAL FREQUENCY VECTOR MODULATION
The proposed power-combined scheme as shown in Fig.  1 consists of two mirror vector modulators (VM) and doublers symmetrically placed along the center line, a novel five-port waveguide power combiner to combine the doubler output [8] . The symmetry of the configuration guarantees the minimum amplitude and phase consistency error between two doubler output ports. Moreover, adjusting the input fundamental frequency vector modulator to compensate the phase error at the doubler output due to fabrication and assembly errors can maximum the power-handling capabilities. Fig. 2 shows the schematic and principles of the vector modulator presented. The input signal is split into two orthogonal portions: in-phase and quadrature-phase. These two portions are attenuated by two bi-phase amplitude modulators, which are controlled by two bias voltages V I and V Q . Combing these two modulated portions with a Wilkinson coupler completes the modulating function. The V Q and V I as bias voltage of VM sweep from -0.8 to 0 V, in a step of 20 mV, PNA-X N5245A synchronously acquire the amplitude and phase of the VM. The results in Fig. 3 show that the presented VM can achieve a low-loss typical 12 dB and 360 0 phase shift at 30 GHz.
A. Vector Modulator

B. Five-port waveguide power divider/combiner
The configuration of the five-port power divider/combiner is shown in Fig. 4 . The whole structure is composed of three sections along the propagation axis: the region I-input terminal, the region II-coupling region and the region III-output terminal. At the input terminal, there are three adjacent waveguides: one is used to input power and the others are used to improve the isolation between two output ports. There are two adjacent waveguides to output power at the output terminal. In the coupling region, only one waveguide with H-plane steps is needed. The structure of this power divider/combiner shows a full-height slot in the common narrow-wall between adjacent waveguides in the region II. To realize an excellent two-way power combiner with ideal zero amplitude and phase difference in the two output ports, the whole structure is assumed symmetric with respect to the longitudinal axis. To achieve good performance and broad bandwidth, H-plane steps and a kind of impedance match subject in the region II are applied in the coupling region.
The presented novel five-port waveguide divider/combiner shows that insertion loss is lower than 0.1 dB, reflection of input port better than 20 dB, phase difference between two output ports smaller than ± 1 degrees from 55 GHz to 65 GHz.
C. Fabrication and assembly
The single multiplier module fabricates the GaAs pHMET MMIC doubler at V-band which has output power around 0 dBm when the input power is 10 dBm. The two same VM and multiplier modules are assembled symmetrically along the center line of the novel five-port waveguide power combiner as shown in Fig. 5 . 
III. MEASUREMENTS
The two input fundamental frequency signals provided by the Keysight PNA-X are modulated by two VMs, amplified by following two Ka-band DAs. We keep one VM stable and adjust the other by changing the V I and V Q , the phase difference between the fundamental frequency after the VM and DA is tested and recorded by the Keysight Oscillator DSO-X 93204A whose sampling rate is up to 80 GSa/s. he modulated and amplified fundamental signals are fed into the V-band doublers. e use the Keysight WR-15 V8486A power sensor and N1912A power meter to measure the output power of the single doubler. The output power of the waveguide combiner is also measured using the same method mentioned above. Fig. 6 shows the output power versus the phase difference between the input fundamental signal of the VM at 60 GHz. Though our design is symmetrical, fabrication and assembly occurs and results in out-phase at the powercombined input port. When the phase difference of VM is -71 0 or -162 0 , we can achieve the maximum output power 1.5 dBm. In the contrast the single multiplier output power is -1 dBm. When the phase difference of VM deviate from these, the output power decrease obviously. When the phase difference is -111 0 or -26 0 , the minimum output power means that the phase at the power-combined port is contrary and the power cancel out. 
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Single Multiplier Power-Combined Fig. 7 . Comparison of the output power of the power-combined block (top red curve) with that of the single multiplier (bottom black curve).
IV. CONCLUSIONS
A 60 GHz power-combined multiplier featuring two mirror fundamental frequency VM and multipliers has been designed, fabricated and tested. Adjusting the VM to compensate the phase shift because of fabrication and assembly error can increase the output power of the powercombined block by a factor of two compared with a single multiplier. Though the output power of the proposed powercombined block is lower than state-of-the-art limited by adopted multiplier, the topology is an effective approach to enhance the power-handling capabilities at the solid-state multiplied LO chains beyond THz.
